An adaptive variable block size readout technique for use with multiple sixteen channel CAMAC ADCs with a FERAbus readout has been developed and designed. It can be used to read data from experiments with or without coincidence, i.e. singles, without having to change the readout protocol.
I. INTRODUCTION
Modem synchrotron X-ray sources are characterized by high intensities. In order to utilize this advantage one has to design very fast processing electronics for the synchtotron radiation detectors. We have built a @-element X-ray detector system based on a silicon detector array wirebonded to an integrated circuit for charge integration, signal shaping, and amplification [l] . We have developed an IC to process the signals from this detector at high rate [2] . To digitize the signals from this IC we have constructed a sixteen channel ADC with FEU-readout packaged in a single width CAMAC module [3] . This module contains sixteen independent ll-bit ADC daughter boards mounted on a motherboard. When multiple modules are placed on the same FEW-bus bus-contention becomes a serious problem at high rates. This issue had to be addressed in this application because the different ADCs can have widely different count rates. The main motivation to implement this new readout method was to utilize the ERA-bus more efficiently than the way a conventional readout does. This is normally done by forcing a readout when a FIFO is half full.
Also, every event from the buffer has to be read out when data collection is halted. In a conventional system the solution would be issue a command to flush all FIFOs to recover all the data that remain unread. Our readout has been designed to adapt the buffer size dynamically from 1 to 32 words. This results in the efficiency of a 32-word block size when needed at high rates. At the same time every word from the buffer memory is read automatically from each module in the data acquisition system.
MODULE DESCRIPTION
All of the logic for this CAMAC Module is implemented in a XILINX XC4008 FPGA. In the P G A multiple state machines are realized. The ADC state machine handles the data flow from the daughter boards into a buffer memory.
Another state machine, the FERA state machine, handles the readout of the buffer memory onto the FEU-bus. The adaptable block size function is realized in both of t h w state machines. The module was designed to be compatible with commercially available electronic modules. We have, therefore, chosen the CAMAC standard for parameter control and mechanical housing and the FERA protocol for high speed readout .
The ADCs are self-triggering and can, therefore, be used to collect random single or coincidence events (see below). In order to read the random data from the ADCs a priority encoder is used to control the flow of data into a buffer memory 32 words deep. The readout of this buffer depends on the time structure of the incoming pulses and on the limits imposed on the block size. For example, if a minimum block size of 16 words is set, the block of data will adapt, i.e. vary from 16 words through 32 words, depending on the incoming rate. By setting the minimum block size to 1 word the block size adapts from 1 word through 32 words. In this case, if the rate is low every event will be readout individually. At higher rates the data are collected into blocks of increasing size. By grouping the data words into larger blocks the overhead associated with the capture of the FERA-bus and generation of a header word is minimized. If the acquisition is stopped, all remaining data in the buffer memories are read out since this case is interpreted as a low rate situation. This readout technique is useful if one wants to acquire coincidence data. The time-window can be used as the "slow coincidence time window" in a fast slow coincidence system. The minimum block size defines then the required minimum number of ADCs in each module, which have to contribute to the coincidence event.
In. CIRCUIT DESCRIPTION
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IV. RESULTS
,I
I To demonstrate the inefficiency of using small block sizes the 16 Channel CAMAC ADC module was run with a fixed block read out depth of two words. All sixteen ADCs in a single CAMAC module were fed in parallel from a test pulser. An ORTEC model HM413 Histogramming Memory was used for the data acquisition and the FERA request line was observed. This is shown in the upper waveform of figure 3. As can be seen, the module has to acquire the FERA bus eight times. It takes 12ps to read out all sixteen words. 
is.&-I
Time (s) Feeding the same CAMAC module in the same way but using the adaptive readout produced the lower waveform of figure 3 . It now only takes 2.95~.
The extra time in the first read out is caused by the fact that the CAMAC module has to capture the FERA bus and write out a header word eight times instead of once. The time it takes to do this is as follows: When a second ADC module is added to the E R A bus and high rates have to be processed the block size increases further. This is due to the ADC module taking longer to acquire the FERA bus as the bus is now being shared by another ADC module. When the ADC module does get the bus it has a larger number of ADCs to read out. With the variable block size readout the block size increases and thus makes the bus utilization more efficient.
v. SUMMARY
All the logic, the state machines, buffer memory, CAMAC interface, and housekeeping is implemented in a XILINX XC4008 Field Programmable Gate Array (FPGA). Currently the limits that control the minimum block size and the time window are changed by reprogramming the XILINX FPGA Once the limits are set, the block size becomes dynamic changing according to the set values. Figure 5 shows the flow diagram for determining block size.
Utilization of the FPGA is currently at 60%. Therefore resources are still available in the FPGA to implement additional functions. In the future the FPGA can be reprogrammed to read the data through the CAMAC data way and to set the l i m i t s via the CAMAC-bus and thus allow the user to change them for individual experiments. This can be useful for applications where the experimenter wants to optimize the readout. The user can match the readout to the number of modules on the data bus and to the structure of the data.
In conclusion, we have &Signed a flexible readout technique that is easy to implement with FF'GAs and can be useful for many other applications. 
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